

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification:
H01L 23/525

A1

(11) International Publication Number: WO 95/10121
(43) International Publication Date: 13 April 1995 (13.04.95)

(21) International Application Number: PCT/US94/11002
(22) International Filing Date: 30 September 1994 (30.09.94)

(30) Priority Data:
08/132,071 4 October 1993 (04.10.93) US

(71) Applicant: XILINX, INC. [US/US]; 2100 Logic Drive, San Jose, CA 95124 (US).

(72) Inventors: LOOK, Kevin, T.; 2094 San Benito Drive, Fremont, CA 94539 (US). WOLSHEIMER, Evert, A.; 513 Inverness Way, Sunnyvale, CA 94087 (US).


(74) Agents: YOUNG, Edel, M. et al.; Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 (US).

(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

*With international search report.
With amended claims.*

(54) Title: ANTIFUSE STRUCTURE WITH INCREASED BREAKDOWN AT EDGES

**(57) Abstract**

An antifuse is provided which includes a first conductive layer (101), an antifuse layer (106, 107, 108) formed on the first conductive layer, and a second conductive layer (109) formed on the antifuse layer. A portion of the antifuse layer forms a substantially orthogonal angle with the first conductive layer and the second conductive layer. This "corner" formation of the antifuse enhances the electric field at this location during programming, thereby providing a predictable location for the filament, i.e. the conductive path between the first and second conductive layers. This antifuse provides other advantages including: a relatively low programming voltage, good step coverage for the antifuse layer and the upper conductive layer, a low, stable resistance value, and minimal shearing effects on the filament.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | |
|----|--------------------------|----|---------------------------------------|----|--------------------------|
| AT | Austria | GB | United Kingdom | MR | Mauritania |
| AU | Australia | GE | Georgia | MW | Malawi |
| BB | Barbados | GN | Guinea | NE | Niger |
| BE | Belgium | GR | Greece | NL | Netherlands |
| BF | Burkina Faso | HU | Hungary | NO | Norway |
| BG | Bulgaria | IE | Ireland | NZ | New Zealand |
| BJ | Benin | IT | Italy | PL | Poland |
| BR | Brazil | JP | Japan | PT | Portugal |
| BY | Belarus | KE | Kenya | RO | Romania |
| CA | Canada | KG | Kyrgyzstan | RU | Russian Federation |
| CF | Central African Republic | KP | Democratic People's Republic of Korea | SD | Sudan |
| CG | Congo | KR | Republic of Korea | SE | Sweden |
| CH | Switzerland | KZ | Kazakhstan | SI | Slovenia |
| CI | Côte d'Ivoire | LI | Liechtenstein | SK | Slovakia |
| CM | Cameroon | LK | Sri Lanka | SN | Senegal |
| CN | China | LU | Luxembourg | TD | Chad |
| CS | Czechoslovakia | LV | Latvia | TG | Togo |
| CZ | Czech Republic | MC | Monaco | TJ | Tajikistan |
| DE | Germany | MD | Republic of Moldova | TT | Trinidad and Tobago |
| DK | Denmark | MG | Madagascar | UA | Ukraine |
| ES | Spain | ML | Mali | US | United States of America |
| FI | Finland | MN | Mongolia | UZ | Uzbekistan |
| FR | France | | | VN | Viet Nam |
| GA | Gabon | | | | |

1 ANTIFUSE STRUCTURE WITH INCREASED BREAKDOWN AT EDGES

2
3 CROSS REFERENCE TO RELATED APPLICATION

4 This application is a continuation-in-part of U.S.
5 Patent Application Serial No. 07/933,428, entitled "Antifuse
6 Structure and Method for Forming", filed August 21, 1992
7 (Atty.Doc.No. M-2164).
8

9 BACKGROUND OF THE INVENTION10 Field of the Invention

11 This invention relates to antifuses, and in particular
12 to an antifuse structure with an increased breakdown at the
13 edges of an antifuse layer.
14

15 Description of the Related Art

16 Antifuses are well known in the art. An antifuse is a
17 structure which is non-conductive when manufactured, but
18 becomes permanently conductive by applying a predetermined
19 voltage across its terminals. Antifuses are typically used
20 in programmable logic devices to programmably interconnect
21 conductive lines.

22 Figures 1A-1D illustrate a conventional method of
23 forming an antifuse. Referring to Figure 1A, a
24 polycrystalline silicon layer 11 is formed on substrate 10
25 to provide a lower conductive terminal for the antifuse. An
26 insulation layer 13 is then deposited and patterned to
27 partially expose polycrystalline silicon layer 11 as shown
28 in Figure 1B. Referring to Figure 1C, an amorphous silicon
29 layer 14 is then deposited and patterned to cover the
30 exposed portion of polycrystalline silicon layer 11 and
31 portions of insulation layer 13 adjacent to polycrystalline
32 silicon layer 11. Referring to Figure 1D, conductive layers
33 18, including titanium layer 15, titanium nitride layer 16,
34 and aluminum-silicon layer 17, are formed over amorphous
35 silicon layer 14, and then patterned (not shown) to form an
36 upper conductive terminal.

1 However, antifuse 20 requires a relatively high
2 voltage, typically 12-14 volts, to program. Standard
3 transistors used in 5-volt integrated circuit systems
4 typically break down between 12-14 volts. Thus, special
5 processing is needed to enhance the breakdown characteristic
6 of the transistors for programming the antifuse. Moreover,
7 to ensure proper operation of the integrated circuit system,
8 other structures in the system must be isolated from the
9 antifuse programming voltages.

10 Furthermore, antifuse 20 is undesirably affected by
11 internal temperatures generated during programming.
12 Specifically, during programming of antifuse 20, the leakage
13 current of this device increases with the increase in
14 applied voltage. Eventually, the leakage current focuses on
15 a localized weak spot in amorphous silicon layer 14. A
16 thermal runaway condition then develops which results in
17 localized heating and, eventually, filament formation
18 between the upper conductive terminal and the lower
19 conductive terminal. The different thermal expansion
20 coefficients of the materials in different layers of the
21 antifuse structure in turn cause stresses to develop in the
22 material as it cools after programming. Over time, these
23 stresses will relax, producing movement between layers of
24 the antifuse material.

25 Figure 2A shows a partial top view of antifuse 20 after
26 programming in which filament 19 joins titanium layer 15
27 (Figure 1D) and polysilicon layer 11. Note that Figure 2A
28 illustrates an edge 21 of amorphous silicon layer 14 that
29 contacts polycrystalline silicon layer 11. As described
30 above, stress relaxation occurs within amorphous silicon
31 layer 14, not at its boundaries. Therefore, referring to
32 Figure 2B, if shearing occurs in prior art antifuse 20 due
33 to stress relaxation, the sheared portion 19' of filament 19
34 significantly reduces the surface area 19A for conducting
35 current, thereby resulting in instability of the resistance
36 provided by antifuse 20.

1 Therefore, a need arises for an antifuse which programs
2 at a relatively low programming voltage and ensures a stable
3 resistance irrespective of shearing conditions.

4
5 SUMMARY OF THE INVENTION

6 In accordance with the present invention, an antifuse
7 comprises a first conductive layer, an antifuse layer formed
8 on the first conductive layer, and a second conductive layer
9 formed on the antifuse layer. A portion of the antifuse
10 layer forms a substantially orthogonal angle with the first
11 conductive layer and again with the second conductive layer.
12 This "double corner" formation of the antifuse layer
13 enhances the electric field during programming. Thus, the
14 resulting filament, i.e. the conductive path between the
15 first and second conductive layers formed during
16 programming, consistently forms along this corner.

17 The present invention provides advantages under
18 shearing conditions due to stress relaxation that typically
19 occur within the programmed antifuse structure.
20 Specifically, because a filament in accordance with the
21 present invention is formed at one of the boundaries of the
22 antifuse, not within the antifuse structure, the filament is
23 substantially unaffected by shearing conditions caused by
24 stress relaxation. Therefore, an antifuse in accordance
25 with the present invention provides a stable resistance even
26 under stress relaxation conditions.

27 Furthermore, in contrast to the prior art antifuses
28 which have a programming voltage of 12-14 volts, an antifuse
29 in accordance with the present invention has a programming
30 voltage of 8-9 volts. Thus, ordinary transistors which
31 break down at 12-14 volts can be used both for programming
32 antifuses and for logic functions.

33
34
35 BRIEF DESCRIPTION OF THE DRAWINGS

36 Figures 1A-1D illustrate one method of forming a
37 conventional antifuse.

1 Figure 2A shows a partial view of the conventional
2 antifuse illustrated in Figure 1D after programming.

3 Figure 2B shows a partial view of the conventional
4 antifuse illustrated in Figure 1D after shearing occurs.

5 Figures 3A-3J illustrate one method of forming an
6 antifuse in accordance with the present invention.

7 Figure 4 shows a partial view of the antifuse
8 illustrated in Figure 3J after programming.

9

10 DETAILED DESCRIPTION OF THE DRAWINGS

11 Figures 3A-3J illustrate the steps to provide one
12 embodiment of an antifuse in accordance with the present
13 invention. Referring to Figure 3A, a conductive layer 101,
14 approximately 4500Å to 7000Å thick, is formed on substrate
15 100. In this embodiment of the present invention,
16 conductive layer 101 includes two layers, bottom layer 101A
17 and top layer 101B. The bottom layer 101A is aluminum (Al)
18 having a thickness of approximately 3500Å to 6500Å. The top
19 layer 101B is titanium-tungsten (TiW) having a thickness of
20 approximately 1000Å to 3000Å. Layer 101B is formed on top
21 of layer 101A to prevent the diffusion of aluminum into a
22 to-be-formed amorphous silicon layer (shown in Figure 3H).
23 In other embodiments, bottom layer 101A is aluminum-silicon
24 (AlSi) or aluminum-silicon-copper (AlSiCu) and top layer
25 101B is titanium-nitride (TiN). In yet other embodiments of
26 the present invention, conductive layer 101 is formed solely
27 from titanium-tungsten (TiW). Conductive layer 101 forms
28 the lower conductive terminal (hereinafter lower conductive
29 terminal 101) of the to-be-formed antifuse.

30 After formation of this lower conductive terminal, a
31 layer of undoped oxide, for example silicon dioxide, is
32 deposited at a temperature of about 400°C to a thickness of
33 approximately 15,000Å. This oxide serves as a sacrificial
34 oxide during the subsequent planarization process.
35 Specifically, as shown in Figure 3A, a photoresist layer
36 102A is deposited on layer 102. Then, an etch removes

1 photoresist layer 102A and approximately 9,000Å to 11,000Å
2 of oxide layer 102.

3 As is well known in the art, photoresist layer 102A
4 forms a planar surface on the somewhat irregular surface of
5 oxide layer 102. Etching of thinner portions of photoresist
6 occurs more rapidly than thicker portions of photoresist.
7 Thus, after removal of photoresist layer 102A and a portion
8 of oxide layer 102, a substantially planar surface is
9 provided on oxide layer 102 as shown in Figure 3B.

10 Referring to Figure 3C, after the oxide etch, another
11 oxide layer 103, approximately 8000Å thick, is deposited at
12 a temperature of about 400°C to a thickness between 9,000Å
13 and 10,000Å on oxide layer 102 to ensure adequate isolation
14 between lower conductive terminal 101 and the to-be-formed
15 upper conductive terminal.

16 Then, a photoresist layer 104 is deposited and
17 patterned as shown in Figure 3D. A subsequent isotropic
18 etch forms the opening 105A which is shown in Figure 3E.
19 Typically, this isotropic etch uses a conventional, diluted
20 HF solution which etches down approximately 5500Å to 7500Å.
21 In one embodiment of the present invention, the HF solution
22 etches down 6500Å. In other embodiments, other etching
23 processes, such as a plasma etch, are used to provide the
24 angle 140, typically 40 degrees, which is measured from the
25 beginning of the slope (point 140A) to the end of the slope
26 (point 140B). This angle ensures good step coverage of the
27 to-be-formed antifuse layer and the upper conductive layer
28 in opening 105A.

29 Referring to Figure 3F, an anisotropic etch removes a
30 portion of oxide layer 103 and oxide layer 102, thereby
31 exposing lower conductive terminal 101. In this embodiment,
32 the anisotropic etch is a plasma etch including a mixture of
33 Freon-23 (CHF₃) and oxygen (O₂) at approximately 25°C. This
34 anisotropic etch provides the via 105B.

35 Subsequent to via definition, an oxygen plasma
36 treatment is performed. During this oxygen plasma
37 treatment, the temperature of the antifuse structure rises

1 from approximately 25°C to approximately 125°C. The
2 combination of elevated temperature and reactive oxygen
3 plasma produces an oxide layer 106 on lower conductive
4 terminal 101 in via 105B as shown in Figure 3G. Oxide layer
5 106 is typically an oxide of the material of lower
6 conductive terminal 101. Thus, oxide layer 106 is either
7 titanium oxide, tungsten oxide, or a mixture of titanium
8 oxide and tungsten oxide. In this embodiment, oxide layer
9 106 is between 35Å and 70Å thick.

10 Then, referring to Figure 3H, an amorphous silicon
11 layer 107 is deposited in via 105B as well as areas adjacent
12 to via 105B. Amorphous silicon layer 107 is typically
13 deposited to a thickness of between 350Å and 550Å to ensure
14 that this deposition follows the contour of via 105B. In
15 one embodiment of the present invention, amorphous silicon
16 layer 107 is 450Å thick and is formed by using pure silane
17 gas (SiH_4) at a temperature of 300°C and a pressure of 250
18 mTorr. In another embodiment, a mixture of silane gas and
19 nitrogen (N_2) at a temperature of 300°C is used to produce
20 amorphous silicon layer 107. In that embodiment, amorphous
21 silicon layer 107 has a typical nitrogen content (measured
22 by number of atoms) of between 10% to 20%.

23 To improve the amorphous nature of amorphous silicon
24 layer 107, i.e. break up any small crystals and reduce
25 leakage, an argon implant, not shown, is performed at a
26 dosage of 1×10^{16} atoms/cc and an energy of 30 keV. Other
27 implant dopants such as silicon, oxygen, or arsenic are
28 alternatively used in other embodiments. Then, a
29 photoresist layer (not shown) is deposited and patterned to
30 define the edge 107A of the antifuse. An anisotropic etch
31 etches the exposed portions of amorphous silicon layer 107,
32 thereby providing the edges 107A shown in Figure 3H.
33 Subsequent to this anisotropic etch, another oxygen plasma
34 treatment is performed, thereby forming a silicon dioxide
35 layer 108 approximately 10-30Å thick which covers amorphous
36 silicon layer 107 as shown in Figure 3I. Finally, an upper

1 conductive terminal 131 is formed using conventional methods.

2 In one embodiment shown in Figure 3J, upper conductive
3 terminal 131 includes a titanium layer 109, a titanium-
4 tungsten layer 110, and an aluminum-silicon-copper alloy
5 layer 111. In other embodiments, upper conductive terminal
6 131 is formed from consecutive layers of titanium, titanium-
7 nitride, titanium-tungsten, or consecutive layers of
8 aluminum (formed on amorphous silicon layer 107), aluminum-
9 silicon, and aluminum-silicon-copper.

10 In the embodiment of the present invention shown in
11 Figure 3H, antifuse 130 typically needs a programming
12 voltage between 7.5 and 10 volts to form a conductive
13 filament 132 which connects upper conductive terminal 131
14 and lower conductive terminal 101. Because standard
15 transistors can withstand this low antifuse programming
16 voltage, transistors in the antifuse structure can be small,
17 density is high, and no special transistor processing steps
18 are needed.

19 Moreover, a prior art antifuse having a typical length
20 of 1500Å provides an undesirably high resistance value on
21 the order of 150Ω. In contrast, the short length, i.e.
22 approximately 350Å to 550Å, of conductive filament 132
23 provides a significantly lower resistance value of
24 approximately 50Ω.

25 Furthermore, a prior art antifuses exhibits an unstable
26 resistance value at stress current close to the programming
27 current. A more detailed explanation of this phenomena is
28 described in an article entitled, "Antifuse Structure
29 Comparison for Field Programmable Gate Arrays" by S. Chiang
30 et al., IEEE IDAM, pages 611-614, 1992, which is herein
31 incorporated by reference in its entirety. In contrast, an
32 antifuse in accordance with the present invention provides a
33 stable resistance value both under low current stress and
34 under DC current stress close to the programming current
35 over a time period of more than 1,000 hours.

36 As described above, the present invention provides
37 that a portion of the composite antifuse layer, i.e. oxide

1 layer 106, amorphous silicon layer 107 and oxide layer 108,
2 forms a substantially orthogonal angle with the lower
3 conductive terminal 101 and the upper conductive terminal
4 131. This "double corner" formation of the composite
5 antifuse layer enhances the electric field at this location
6 during programming, thereby ensuring a predictable location,
7 and therefore resistance, of filament 132.

8 Furthermore, the present invention provides advantages
9 under shearing conditions due to stress relaxation in the
10 programmed antifuse. Specifically, stress relaxation
11 typically occurs within a structure, not at its boundaries.
12 Therefore, referring back to Figure 2B, if shearing occurs
13 in prior art antifuse 20, the sheared portion 19' of
14 filament 19 significantly reduces the surface area 19A for
15 conducting current, thereby resulting in instability of the
16 resistance provided by antifuse 20. In contrast, filament
17 132 of the present invention which is formed at one of the
18 boundaries of antifuse 130 is substantially unaffected by
19 shearing conditions caused by stress relaxation. Therefore,
20 an antifuse in accordance with the present invention
21 provides a low, stable resistance even under the above-
22 described adverse conditions.

23 Therefore, the antifuse of the present invention
24 provides the following advantages: a predictable location
25 of the antifuse filament, minimal shearing effects on the
26 filament, a relatively low programming voltage, and a low,
27 stable resistance value.

28 The above description of the present invention is meant
29 to be illustrative only and not limiting. Other embodiments
30 will be apparent to those skilled in the art in light of the
31 detailed description. The present invention is set forth in
32 the appended claims.

1 CLAIMS

2 We claim:

- 3 1. An antifuse comprising:
4 a first conductive layer;
5 an antifuse layer formed on said first conductive
6 layer; and
7 a second conductive layer formed on said antifuse
8 layer, wherein a portion of said antifuse layer forms a
9 substantially orthogonal angle with said first conductive
10 layer and said second conductive layer.
11
- 12 2. The antifuse of Claim 1 wherein said antifuse layer
13 includes an amorphous silicon layer.
14
- 15 3. The antifuse of Claim 2 wherein said amorphous
16 silicon layer has a thickness between 350Å and 550Å.
17
- 18 4. The antifuse of Claim 3 wherein said amorphous
19 silicon layer has a thickness of approximately 450Å.
20
- 21 5. The antifuse of Claim 2 wherein said antifuse layer
22 further includes a first oxide layer formed between said
23 first conductive layer and said amorphous silicon layer.
24
- 25 6. The antifuse of Claim 5 wherein said first oxide
26 layer is formed from said first conductive layer.
27
- 28 7. The antifuse of Claim 5 wherein said first oxide
29 layer has a thickness between 35Å and 70Å.
30
- 31 8. The antifuse of Claim 5 wherein said first oxide
32 layer is titanium oxide.
33
- 34 9. The antifuse of Claim 5 wherein said first oxide
35 layer is tungsten oxide.
36

1 10. The antifuse of Claim 5 wherein said first oxide
2 layer is a combination of titanium oxide and tungsten oxide.

3
4 11. The antifuse of Claim 5 wherein said antifuse
5 layer further includes a second oxide layer formed between
6 said amorphous silicon layer and said second conductive
7 layer.

8
9 12. The antifuse of Claim 11 wherein said second oxide
10 layer is a silicon dioxide layer.

11
12 13. The antifuse of Claim 11 wherein said second oxide
13 layer has a thickness between 10Å and 30Å.

14
15 14. The antifuse of Claim 11 wherein said second oxide
16 layer completely insulates said amorphous silicon layer from
17 said second conductive layer.

18
19 15. The antifuse of Claim 1 wherein said first
20 conductive layer forms a lower conductive terminal of said
21 antifuse.

22
23 16. The antifuse of Claim 15 wherein said first
24 conductive layer includes a conductive metal.

25
26 17. The antifuse of Claim 16 wherein said conductive
27 metal includes aluminum.

28
29 18. The antifuse of Claim 16 wherein said conductive
30 metal includes an aluminum-silicon alloy.

31
32 19. The antifuse of Claim 16 wherein said conductive
33 metal includes an aluminum-silicon-copper alloy.

34
35 20. The antifuse of Claim 16 wherein said conductive
36 metal includes titanium.

37

1 21. The antifuse of Claim 16 wherein said conductive
2 metal includes titanium nitride.

3

4 22. The antifuse of Claim 16 wherein said conductive
5 metal includes titanium tungsten.

6

7 23. The antifuse of Claim 1 wherein said second
8 conductive layer forms an upper conductive terminal of said
9 antifuse.

10

11 24. A method of forming an antifuse comprising the
12 steps of:

13 forming a first conductive layer on a substrate;

14 forming an antifuse layer on said first conductive
15 layer; and

16 forming a second conductive layer on said antifuse
17 layer, wherein said antifuse layer forms a substantially
18 orthogonal angle with each of said first conductive layer
19 and said second conductive layer.

AMENDED CLAIMS

[received by the International Bureau on 22 March 1995(22.03.95);
original claims 1 and 5 amended; remaining claims unchanged (2 pages)]

1

2 We claim:

3 1. An antifuse comprising:

4 a first conductive layer;

5 a field oxide layer formed on said first conductive layer

6 and having a via formed therein to the top surface of said first

7 conductive layer, wherein said via includes a lower portion

8 forming a profile perpendicular to said first conductive layer,

9 and an upper portion forming a concave profile;

10 an antifuse layer formed on said first conductive layer,

11 wherein the top surface of said antifuse layer follows the

12 contours of said lower and upper portions of said via; and

13 a second conductive layer formed on said antifuse layer.

14

15 2. The antifuse of Claim 1 wherein said antifuse layer

16 includes an amorphous silicon layer.

17

18 3. The antifuse of Claim 2 wherein said amorphous silicon

19 layer has a thickness between 350Å and 550Å.

20

21 4. The antifuse of Claim 3 wherein said amorphous silicon

22 layer has a thickness of approximately 450Å.

23

24 5. The antifuse of Claim 2 wherein said antifuse layer

25 further includes a first oxide layer formed on the bottom of

26 said via between said first conductive layer and said amorphous

27 silicon layer.

28

29 6. The antifuse of Claim 5 wherein said first oxide layer

30 is formed from said first conductive layer.

31

32 7. The antifuse of Claim 5 wherein said first oxide layer

33 has a thickness between 35Å and 70Å.

34

35 8. The antifuse of Claim 5 wherein said first oxide layer

36 is titanium oxide.

1 9. The antifuse of Claim 5 wherein said first oxide layer
2 is tungsten oxide.

3

4 10. The antifuse of Claim 5 wherein said first oxide layer
5 is a combination of titanium oxide and tungsten oxide.

6

7 11. The antifuse of Claim 5 wherein said antifuse layer
8 further includes a second oxide layer formed between said
9 amorphous silicon layer and said second conductive layer.

10

11 12. The antifuse of Claim 11 wherein said second oxide
12 layer is a silicon dioxide layer.

13

14 13. The antifuse of Claim 11 wherein said second oxide
15 layer has a thickness between 10Å and 30Å.

16

17 14. The antifuse of Claim 11 wherein said second oxide
18 layer completely insulates said amorphous silicon layer from
19 said second conductive layer.

20

21 15. The antifuse of Claim 1 wherein said first conductive
22 layer forms a lower conductive terminal of said antifuse.

23

24 16. The antifuse of Claim 15 wherein said first conductive
25 layer includes a conductive metal.

26

27 17. The antifuse of Claim 16 wherein said conductive metal
28 includes aluminum.

29


30 18. The antifuse of Claim 16 wherein said conductive metal
31 includes an aluminum-silicon alloy.

32


33 19. The antifuse of Claim 16 wherein said conductive metal
34 includes an aluminum-silicon-copper alloy.

35


35 20. The antifuse of Claim 16 wherein said conductive metal
includes titanium.



PRIOR ART



PRIOR ART



PRIOR ART




Figure 1D
PRIOR ART




Figure 2A
PRIOR ART




Figure 2B
PRIOR ART

Figure 3A




Figure 3B




Figure 3C




Figure 3D




Figure 3E








Figure 3F








Figure 3J




Figure 4

THIS PAGE BLANK (USPTO)

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L23/525

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|------------------------------|
| X Y | WO,A,92 16976 (CROSSPOINT SOLUTIONS INC) 1 October 1992 see page 8, line 27 - page 9, line 9; figure 2 --- | 1,2,15, 16,20-24 5,6,8 |
| X | IEEE ELECTRON DEVICE LETTERS, vol.13, no.1, January 1992, NEW YORK US pages 53 - 55 KUEING-LONG CHEN ET AL 'A sublithographic antifuse structure for field-programmable gate array applications' see page 53, right column; figures 1,2 --- | 1,15,24 |
| A | WO,A,92 20095 (QUICKLOGIC CORP) 12 November 1992 see page 8, line 15 - page 9, line 19 --- -/-- | 1 |

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

A document member of the same patent family

Date of the actual completion of the international search

11 January 1995

Date of mailing of the international search report

24.01.95

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Greene, S

| C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT | | |
|--|--|-----------------------|
| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
| X | EP,A,0 500 034 (TEXAS INSTRUMENTS INC) 26 August 1992 see column 6, line 41 - line 55; figure 3 --- | 1,15,24 |
| Y | EP,A,0 452 091 (ACTEL CORP) 16 October 1991 see column 6, line 19 - column 7, line 52 --- | 5,6,8 |
| A | EP,A,0 483 958 (ACTEL CORP) 6 May 1992 see column 5, line 16 - line 42 see column 6, line 7 - line 43 ----- | 5,11 |

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|---|---------------------|--|--|
| WO-A-9216976 | 01-10-92 | US-A- 5322812 JP-T- 6506088 | 21-06-94 07-07-94 |
| WO-A-9220095 | 12-11-92 | AU-A- 2004692 EP-A- 0593529 JP-T- 6509442 US-A- 5196724 US-A- 5319238 US-A- 5362676 | 21-12-92 27-04-94 20-10-94 23-03-93 07-06-94 08-11-94 |
| EP-A-0500034 | 26-08-92 | US-A- 5365105 | 15-11-94 |
| EP-A-0452091 | 16-10-91 | US-A- 5070384 JP-A- 4226068 US-A- 5181096 US-A- 5272101 | 03-12-91 14-08-92 19-01-93 21-12-93 |
| EP-A-0483958 | 06-05-92 | US-A- 5181096 JP-A- 4282864 US-A- 5272101 | 19-01-93 07-10-92 21-12-93 |